

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/046,937	(	01/14/2002	Jeff C. Klein	H0002065	4430
128	7590	05/24/2004		EXAM	INER
		ERNATIONAL IN		KERVEROS	, JAMES C
101 COLUM P O BOX 22		AD	•,	ART UNIT	PAPER NUMBER
		07962-2245		2133	

DATE MAILED: 05/24/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	1 A 11 A1 A1						
	Application No.	Applicant(s)					
Office Action Summan	10/046,937	KLEIN ET AL.					
Office Action Summary	Examiner	Art Unit					
	James C Kerveros	2133					
The MAILING DATE of this communication appeared for Reply	pears on the cover sheet with the o	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.  after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin  earned patent term adjustment. See 37 CFR 1.704(b).  Status	136(a). In no event, however, may a reply be tir ly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	nely filed /s will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).					
_							
<ul><li>1) Responsive to communication(s) filed on</li><li>2a) This action is FINAL.</li><li>2b) This</li></ul>	 s action is non-final.						
·= ·-		osecution as to the medis is					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) Claim(s) is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) <u>1-53</u> are subject to restriction and/or	wn from consideration.						
Application Papers							
9)☐ The specification is objected to by the Examine	'	•					
	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the		• •					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	• • • • • • • • • • • • • • • • • • • •	•					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority documen application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat prity documents have been receiv nu (PCT Rule 17.2(a)).	ion No ed in this National Stage					
Attachment(s)							
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary	/ (PTO-413)					
<ul> <li>Notice of Neterences Cited (1 10-032)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date</li> </ul>	Paper No(s)/Mail D						

Application/Control Number: 10/046,937

Art Unit: 2133

## **DETAILED ACTION**

## Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-24, drawn to a method of verifying proper design and operation of a programmable logic device (PLD), classified in class 714, subclass 725.
- II. Claims 25-35, drawn to a method of designing, implementing, and verifying proper operation of programmable logic devices (PLDs), classified in class 716, subclass 004.
- III. Claims 36-53, drawn to a method of translating simulation test vectors into device level test vectors used to test a simulated model of a programmable logic device (PLD), classified in class 714, subclass 741.

The inventions are distinct, each from the other because of the following reasons:

Inventions I and II / III are related as combination and subcombination.

Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)).

In the instant case, the combination (I) as claimed does not require the particulars of the subcombination (II) as claimed because the method of invention (I) can verify proper design and operation of a memory array device without requiring synthesizing and implementing the software model of the PLD. The subcombination has

Application/Control Number: 10/046,937

Art Unit: 2133

separate utility such as synthesizing the software model of a basic digital logic and implementing the digital logic based on the synthesized software model.

Also, in the instant case, the combination (I) as claimed does not require the particulars of the subcombination (III) as claimed because the method of invention (I) can verify proper design and operation of a memory array device, without requiring applying a simulation test vector to a simulated model of the programmed PLD. The subcombination has separate utility such as applying a simulation test vector to a simulated model of a memory array device other than of a PLD.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

A telephone call was made to Paul Amrozowicz on May 10, 2004 to request an oral election to the above restriction requirement, but did not result in an election being made.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Page 4

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James C Kerveros whose telephone number is (703) 305-1081. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

U.S. PATENT OFFICE

Examiner's Fax: (703) 746-4461 Email: james.kerveros@uspto.gov

Business Center (EBC) at 866-217-9197 (toll-free).

Date: 14 May 2004

Office Action: Election Restriction

James C Kerveros

Examiner

By:

Art Unit 2133

UPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100